Abstract-We describe the application of subcarrier multiplexing (SCM) to enable broadband transmission beyond the modal bandwidth of multimode fiber (MMF) optical links. The application of a quadrature phase-shift keying modem featuring novel carrier and symbol-timing recovery circuits, demonstrates significant enhancement in channel capacity. By using a 2.7-GHz pilot-tone-injected phase-locked loop (PLL) and referencing subscriber data to a prescaled version of the subcarrier, zero-latency carrier and data synchronization has been achieved exhibiting 675 Mb/s bit-oriented clock extraction in network terminal equipments. The novel scheme is scalable to higher aggregate rates and upgrades to existing installed-base 50 m MMF infrastructure to provide low-cost, high-capacity interconnects for storage area and campus network applications.
I. INTRODUCTION

I
NSTALLED-BASED multimode fiber (MMF) links are limited in bandwidth distance products to approximately 500 MHz/km [1] . Realization of higher transmission rates and lengths require techniques capable of overcoming primarily modal bandwidth limitations [2] . It is well known that basic wavelength-division multiplexing (WDM) techniques and multilevel coding yield improvements in the bandwidth capacity product of MMF links [3] , and also that subcarrier multiplexing (SCM) can provide capacity enhancement in single-and multiuser networks [4] . This latter advantage is achieved by using relatively flat regions of the fiber response, outside its nominal modal bandwidth [5] .
This experimental work served the purpose of demonstrating a high-frequency quadrature phase-shift keying (QPSK) transmission system with a number of novel features, compared with conventional designs, to modulate the subcarrier frequencies prior to their application over the optical links. SCM was incorporated to take advantage of the potential bandwidth and demonstrate the transmission of broadband signals over frequency ranges much higher than the MMF's modal bandwidth [6] .
The employment of SCM to develop high-capacity optical networks provides a number of advantages compared with widely used time-division multiplexing (TDM). It allows the designer to fully exploit the available bandwidth by combining several subcarrier channels, the capacity of each depending upon the system properties. A range of inexpensive, microwave components like double-balanced mixers and combiners are available in order to perform these tasks.
Also the photodiode at the fiber end detects all subcarrier channels over the total system bandwidth, but only the desired channels have to be demodulated using again conventional microwave components. This way, high-speed, expensive multiplexers and demultiplexers are not required, in contrast to TDM [4] .
SCM also offers considerable versatility, since it can be implemented both electrically and optically. Several optical sources, each modulated with various subcarrier signals, can be combined in a passive optical network [7] . In local-area networks (LANs), one channel can be transmitted from each laser, whereas in a video distribution network, many subcarriers are sent from a single source. This versatility of SCM provides the freedom to select upon, or combine a number of, different design approaches and implement the most suitable as far as efficiency and cost effectiveness.
QPSK is proposed to modulate the SCM channels, since it demonstrates enhanced transmission capacity compared with its binary counterpart with the same requirement in power for error-free detection and equivalent complexity, as far as subcarrier and clock recovery concerns. It provides a very strong candidate for demonstrating much higher capacity over the available MMF bandwidth than the one achieved with binary (B)PSK modulation [8] . A critical issue taken into consideration during system design was the subcarrier (CR) and symbol-timing recovery (STR) circuits necessary to extract the required signals for demodulation and symbol detection. The main concern was the high frequencies involved that would make conventional CR and STR circuits difficult to realize in practice.
Although researchers have investigated the use of a pilottone-based phase-locked loop (PLL) to achieve carrier and clock extraction with QPSK signaling [9] , the proposed design suffers from varying frequency shift between the transmitted and recovered subcarrier frequencies, resulting in the PLL losing "lock," due to unstable loop-filter performance and lack of synchronization between the subcarriers and transmitted sequences. In addition, subcarrier extraction in the receiver is performed with the help of a local oscillator and a duplication of the source generator electronics. This is performed in order to emulate the generation of multiple subcarriers in the transmitter, which increase system complexity and cost considerably at Gb/s frequency rates. Furthermore, the open-loop nature of such a system design does not allow a compensation of phase error at the phase detector output that could result in clock jitter.
We propose the application of a novel QPSK system featuring zero-latency carrier extraction and data synchronization based on a basic, pilot-tone PLL and "locking" of the transmitted clock to a single subcarrier. Although the demonstrated setup employs quadrature phase modulation, system upgrades to higher level phase modulation can be easily implemented. This is achieved through the addition of an appropriate phase shifter in the transmitter and receiver, and by using the constant phase-shift property and phase margin of the demonstrated PLL to extract all subcarrier phases. The application of a 0.035 V pilot tone at the transmitted signal spectrum resulted in a maximum power penalty of 0.79 dB in the received signal signal-to-noise ratio (SNR) to achieve a bit-error rate (BER) of , compared with a conventional experimental setup devised for relative system performance evaluation purposes. Thus the use of a pilot tone allows simple CR extraction at GHz frequencies with a minimal penalty.
Subsequent sections are concerned with the implementation of a complete QPSK transmission system with SCM. This paper focuses on the modulator distinctive features, including synchronization of the transmitted data to a prescaled version of the subcarrier signal and the application of the latter to provide a pilot tone for use in the system receiver. It also provides a detailed description of the specially designed PLL and symbol-timing circuitries, to down-convert the modulated signals and recover the transmitted symbols. The effects of jitter and intersymbol interference (ISI) on the observed eye patterns are investigated, following the transmission of a 675 Mb/s data signal over an optical link.
II. NOVEL SUBCARRIER MODEM WITH QUADRATURE-PHASE MODULATION
The experimental set-up is shown in Fig. 1 . Its maximum specification in radio frequencies (RF) was dictated mainly by the radio frequency/local oscillator (RF/LO) operating range of the frequency mixers. This determined the range of subcarrier frequencies suitable to transmit information over the optical link. The information-bearing capacity of the system was defined primarily by the performance of the integrated components within the serial-to-parallel (S/P) and parallel-to-serial (P/S) converters.
Emitter coupled logic (ECL) level surface-mount logic devices were used to implement these converters, since they demonstrated the highest speed specifications commercially available at the time (up to 3 Gb/s). Also, operational amplifiers with signaling speeds up to approximately 1 Gb/s were used to implement the unipolar-to-bipolar (U/B) converters [10] . Silicon Germanium (SiGe) components are commercially available today capable of processing several Gb/s.
Two orthogonal subcarriers at 2.7 GHz were employed to transmit the information data. This frequency was chosen mainly for demonstration purposes, since a bandpass filter (BPF) and voltage-controlled oscillator (VCO) at 2.7 GHz central frequency were available at the time. Succeeding work has demonstrated the transmission of 2.55 Gb/s quadrature rates over a 5.1 GHz subcarrier using the same setup, to efficiently use the optical bandwidth available [11] .
III. ANALYSIS OF MODULATOR DISTINCTIVE FEATURES
The presented MODEM provides a novel configuration over conventional QPSK designs [12] , since it employs distinctive circuit configurations, demonstrating error-free transmission and detection of high-speed signals with enhanced performance and less complexity. In that sense, a combination of prescalers, in conjunction with the pilot tone reinjection scheme and purpose-designed PLL provided simple CR and STR subsystems.
In the modulator, a pattern generator was set to produce unipolar, non-return-to-zero (NRZ) pseudorandom binary sequences (PRBSs) bits long, since NRZ coding is used particularly in short-link MMF applications where chromatic dispersion is not of concern. A standard 127-bit-long sequence length was chosen to reduce the processing time for BER calculations while providing sufficient power spectrum density to evaluate the CR and STR circuitries capability for symbol detection in white noise. PLL stable operation for data rates up to bits long was also demonstrated. A 12-GHz BERT set was used to process a 675 Mb/s PRBS, to match the specifications of other components in the system. Two special features in the modulator were the external triggering of the pattern generator and the reinjection of the 2.7 GHz subcarrier, at the point where the quadrature signals were combined, to provide a pilot tone for use at the system demodulator.
An external clock at 675 MHz, one-quarter the RF generator's subcarrier frequency, was applied to trigger the device by passing the subcarrier signal through a 9 GHz divide-by-4 prescaler to produce a 675 Mb/s data sequence, within the processing limit of the MODEM. The purpose of this design was to synchronize or "lock" the transmitted sequence to the subcarrier frequency. In that sense, only a prescaler in the system demodulator was enough to extract the clock sequence required for symbol detection. This technique offered great simplicity, since a configuration of two identical prescalers prevented the requirement of a threshold detector, splitter, delay line, multiplier, and extra BPF, employed in conventional STR circuits [13] . Another feature of the design is the reduced sensitivity to additive white Gaussian noise (AWGN) and intermodulation products, especially in high frequencies, since the recovered clock was obtained from the extracted subcarrier with measured SNR of 30 dB, through the use of the pilot tone and prescaler, and not from a highly attenuated, distorted, demodulated data signal, as is usually the case in conventional designs.
The second special feature is the reinjection of the subcarrier frequency at the point where the quadrature signals combine. The purpose of this scheme is to provide a pilot tone at the receiving end of the system, resulting in a simpler CR, and therefore, cost-effective design that consists only of a BPF and a basic PLL, in contrast to "Costas" loops. The presence of the pilot tone in the detection of the transmitted symbols caused no degradation in the system's BER performance, since it was shown that for a 0.07V pk-pk subcarrier, a maximum power penalty of 0.79 dB was incurred in the system SNR, compared with conventional binary designs.
The reinjected subcarrier provided a spectral line at the subcarrier frequency approximately 10 dB higher in power than the bandlimited spectrum at the output of the narrowband BPF. This was adequate for the PLL to acquire lock and extract the subcarrier signal with measured SNR of approximately 30 dB. The constructed loop also demonstrated a phase lock between the transmitted and extracted subcarriers close to the theoretical 90 with a measured phase margin of 85 before losing lock, resulting in increased loop stability.
Apart from the synchronization and subcarrier reinjection schemes, the modulator employed S/P and U/B converters to split the incoming data sequence to in-phase (I) and quadrature-phase (Q) data streams and convert them into bipolar signaling pulses, respectively. Conventionally, a 90 phase shifter split the RF generator 2.7 GHz subcarrier into I and Q signals, modulated by the bipolar data streams at the output of the U/B converters, into two frequency mixers.
A. Pilot Tone Reinjection
The bipolar streams were taken to the intermediate frequency (IF) ports of two identical frequency mixers for signal upconversion, as shown in Fig. 1 . The RF generator output was split three ways to provide the pilot-tone reference and prescaler input signals, as well as the input to the phase shifter. The splitter port used to reinject the subcarrier frequency at the point where the quadrature signals combined, was heavily attenuated to provide the power combiner at the modulator output with a sinusoid at 2.7 GHz around 0.07 V in amplitude. The output connections of the shifter were kept as short as possible and of the same length to keep their phase difference constant.
The composite QPSK signal was generated by combining the quadrature waveforms with the highly attenuated subcarrier sinusoid in a three-way 0 combiner. Since the oscilloscope trace of the experimental QPSK waveform was very complex, to clearly display the contribution of the reinjected subcarrier in varying the amplitude of the composite QPSK signal, two sinusoids in quadrature and a third of smaller amplitude were added in the MATLAB simulator, to represent the modulated waveforms and the reinjected signal, respectively. To be able to observe the modifications in the composite signal due to the pilot tone, a subcarrier signal frequency at 337.5 MHz, equal to the data rate of each modulating I and Q pulse streams, was inserted in the model instead of the eight times faster experimental 2.7 GHz frequency.
The modulated I and Q waveforms exhibited a single and two successive symbol transitions, respectively, in order to investigate all possible combinations of phase changes. A pilot tone with an amplitude equal to a quarter of the magnitude of each quadrature channel was simulated to match the experimental pilot-tone amplitude and represent the imbalance superimposed in the composite QPSK signal. Waveforms in Fig. 2(a) and (b) display the combined signals with and without the reinjected subcarrier, respectively.
The phase change points 1, 2 and 3 in Fig. 2 , corresponding to symbol transitions of the data stream, did not originate at zero amplitude of the composite waveform, since the combined quadrature channels did not experience phase inversion simultaneously at those instants due to the random nature of the data stream. The effect of the pilot tone on the waveform was presented graphically by the amplitude variations in its response, shown in Fig. 2(b) .
While in the absence of the reinjected signal the waveform displayed constant amplitude after changes in its phase, the composite quadrature plus subcarrier signal illustrated amplitude variations, either decreasing or increasing, according to the phase relation between the combined waveforms. The amplitude imbalance had the effect of producing a spectral line in the composite signal frequency response. This provides a pilot tone for use in the system.
In practice, the modulator output exhibited a multiamplitude signal with a spectral line at 2.7 GHz, which was approximately 10 dB higher than the highest power component in the transmitted signal spectrum. The spectrum of the experimental signal is shown in Fig. 3 . IV. SYSTEM DEMODULATOR After broadband amplification, the composite QPSK waveform was applied to the demodulator subsystem for down-conversion and symbol detection. The main objective here was to accomplish a fully operational PLL at 2.7 GHz to match system specifications. The STR circuit was implemented by passing the recovered subcarrier through a divide-by-4 prescaler, due to the prescaler locking of the transmitted data sequence to a quarter of the subcarrier frequency in the system modulator.
Down-conversion of the received quadrature signals and their translation to a serial data stream at twice the frequency were performed, respectively, by using two frequency mixers, with the same specifications as the ones used in the modulator, and a P/S converter comprised of the same components as its S/P counterpart, modified to perform P/S conversion.
A. Pilot-Tone PLL For Subcarrier Extraction
The requirement of tight synchronization between the transmitted and extracted subcarriers and clock sequences implies increased cost and complexity, by means of additional Gb/s state-of-the-art components, but also improved system performance. The subcarrier extraction circuit is comprised of a 40 MHz bandwidth BPF centered at 2.7 GHz and a basic PLL. The constructed PLL, shown in Fig. 4 , employed a frequency mixer as a phase detector (PD), a pole-zero loop filter (LF) for increased stability, and a VCO. An acquisition circuit was used to help the loop acquire lock, since the initial difference between the subcarrier and VCO central frequencies was greater than the loop's pull-in range.
The performance evaluation of the CR subsystem was carried out by assuming narrowband AWGN at the loop input and phase noise due to the VCO operation. Both these noise sources can have a direct effect in the estimation of phase error if not treated carefully. Due to phase noise, the spectrum around the loop's operating frequency broadens, increasing the power of unwanted harmonics when combined with Gaussian noise in its input signal.
In practice, phase noise was brought to a minimum by selecting a VCO component with a low noise specification, and, equally important, by employing effective power supply bypassing and RF grounding when it was connected in the system. Extra consideration was taken to keep connections to the control input as short as possible and earth the unused pins and case ground at the same point. Coaxial cable transmission lines were used for the VCO output, which was passed through a power divider network to provide the PD input and PLL output.
The contribution of AWGN to the estimation of the loopphase error was determined by considering a linearized model. The demonstrated PLL was approximated by this model accurately, since the added pilot tone had the effect of increasing the PLL input signal power by providing a spectral component at the subcarrier frequency, while the employment of an active LF with narrow natural bandwidth provided a low-noise figure around the loop. Also, the narrowband BPF at the PLL input suppressed Gaussian noise to a great extent, since it supplied the loop with a 40-MHz bandwidth signal around the required 2.7 GHz frequency, as shown in Figs. 3 and 7 , displaying the signal spectrum before and after the application of the CR circuit.
To extract the subcarrier, the bandlimited QPSK signal and pilot tone were applied to the constructed loop input. The separation of the discrete spectral lines in the power spectrum of the input signal was determined by considering the period and symbol rate of the system information sequence [14] . For the 675 Mb/s, 127-bit-long PRBS used, this corresponded to a spectral line separation of 2.65 MHz. Therefore, the PLL input spectrum contained seven harmonics either side of the 2.7 GHz subcarrier due to the BPF bandwidth.
After about three cycles, the transient phenomena in the loop had vanished, and the PLL got into lock in around 1.5 s. The loop is expected to lock within a few milliseconds if the initial subcarrier and VCO central frequencies difference is smaller than the loop's pull-in range and an acquisition circuit is not required. The PLL input and the VCO output sinusoids displayed a fixed phase difference, while the error signal consisted of a DC waveform given by the loop filter (LF) gain factor multiplied with the sine of the fixed phase difference.
Tracking the subcarrier spectral line in a spectrum analyzer, displayed the 2.1 GHz VCO center frequency, moving under the control of the acquisition circuit towards the lock-in range of the loop. When inside the lock-in range, the feedback nature of the PLL forced the VCO frequency to lock, producing a spectral component at 2.7 GHz with SNR of 30 dB.
To define the open-loop gain expression, the gain of the LF, , had to be determined. An active network with a negative feedback op-amp of gain factor 2 was employed for enhanced stability, since it was capable of tracking the changes in the PLL input signal phase by providing a high loop gain while, at the same time, being immune to bandlimited noise in the PLL input or phase noise in the VCO. Noise immunity was achieved by a narrow natural frequency design. As a result, the appropriate LF provided the PLL with the satisfactory phase margin defined next.
An advantage of this design, compared with passive filters, was its ability to provide a relatively low natural bandwidth, for the same loop gain requirement, by using resistors and capacitors with reasonable specifications [15] . Subsequently, it came down only to the appropriate selection of the filter components to reduce PLL phase error dramatically, which resulted in accurate tracking of the transmitted subcarrier characteristics. Also, the active filter configuration provided a wider lock-in range, allowing the designer to select the VCO with greater freedom.
B. Evaluation of System Performance
The PLL dynamic performance was determined by deriving its Bode diagram. The time constants , , and natural angular frequency of the LF are the actual parameters that controlled the PLL bandwidth and defined the achieved phase margin. To determine these parameters, the PD gain factor and VCO modulation sensitivity were considered first. Consequently, the loop filter and resistor-capacitor (RC) circuitry components, shown in Fig. 4 , were selected according to the mixer and op-amp characteristics and the loop design requirements.
Since the detector output was terminated to 50 and the op-amp exhibited high input impedance, a resistance, matching the amplifier impedance, was required between the components to block the DC offset reflected back to the detector and also propagate the detector output through to the amplifier without attenuation. Also, time constant was expected to be as small as possible, but larger than . For that to be the case, a small capacitor was required to provide negative feedback in the loop filter. By knowledge of the time constants and the PD and VCO gain factors the loop natural frequency, open-loop gain, and phase margin were specified.
The requirement of good stability states that if , the total phase shift around the loop falls between and , allowing good phase margin. Also, the higher the PLL damping factor, the better the phase margin. For a damping factor of 0.707, used in most applications, the loop stability requirement was achieved, since for the experimental PLL, . Loop stability was verified by calculating the phase shift at the frequency of unity open-loop gain. This corresponded to roughly 95 , well inside the required range, with a comfortable margin of 85 indicating that even in the case of spurious time constants due to lowpass filtering at the PD output and VCO modulation, the phase margin was adequate for the loop to remain stable.
C. Symbol Detection in the Presence of A Pilot Tone
Since the I and Q signals are orthogonal BPSK waveforms, they can be studied independently. Fig. 5 demonstrates the decision signal space when the pilot tone is reinjected to either of the quadrature waveforms. Since the pilot tone has the effect of increasing or decreasing the QPSK waveform's amplitude by , depending on the phase correlation of the signals at integer values of the symbol transitions, the decision signal space of the composite waveform will consist of four equally probable probability density functions (pdfs) corresponding to the four possible amplitude levels, in contrast to the two pdfs present in conventional binary systems.
The likelihoods of the four possible amplitude levels, shown in Fig. 5 , are represented by , , , and . Parameters and denote, respectively, the correlator output random variable, sampled at symbol intervals , and the mean values of the conditional pdfs in the binary signal space. Assuming equally probable transmission of the four possible waveforms and symmetry between their conditional pdfs , , , and , in the presence of the pilot tone will be expressed by Such a simplification is valid, since the contribution of the tail areas underneath the pdfs with mean values and , to the overall system error is much smaller compared with the corresponding tail areas underneath the pdfs with mean values and . Therefore, the first two parameters in (1) can be neglected. To determine the effect of the pilot tone on the system performance, a of is assumed for the conventional case. From the standard error function graph and (2), the ratio of the signal amplitude to the noise standard deviation for the cases without and with pilot tone are expressed by (3) Division of the equations in (3) showed that . For 0.4 V, as was the case in practice, this resulted in a pilot tone mean value of 0.007 V. This value corresponds to the optimum pilot-tone level that demonstrates no apparent degradation in the system's performance. In practice, a pilot-tone level of 0.035 V was used, which resulted in a maximum power penalty of 0.79 dB in the received optical signal SNR, compared with the conventional system. Such a power penalty was acceptable in order to maintain system performance (BER of ), while the implemented PLL provided simple subcarrier extraction for RF frequencies in the range of 2.5-2.8 GHz.
V. TRANSMISSION OF THE QUADRATURE DATA OVER FIBER
The modulator QPSK output was transmitted for demonstration purposes over 25 km of a standard SMF link to offer a useful insight into its subcarrier-extraction performance in the case of low SNR. The QPSK signal was used to externally trigger a laser source through a Mach-Zehnder (MZ) modulator. The optical signal, after polarization control, was connected through a SMF patchcord to the SMF transmission reel, followed by a SMF photodiode.
Initially, the MODEM performance was investigated in a back-to-back configuration, by determining the effect of data transition and clock jitter on the quality of the recovered eye diagram, shown in Fig. 6 . The recovered pattern demonstrated approximately 8% and 30% of the symbol duration, occupied by clock and data-transient jitter, respectively. Also the amount of eye closure due to ISI corresponded to around -1.5 dB peak degradation, demonstrating a highly efficient MODEM design. The system performance is expected to be higher if the implemented subsystems are properly implemented on printed circuit boards.
The 675 Mb/s data signal was then transmitted over 25 km of SMF. The output of the photodiode was amplified by 23 dB and applied to the splitter to provide the input to the BPF and PLL. Fig. 7 shows the recovered subcarrier signal with measured SNR of around 30 dB.
In the course of constant operation for a period of two days, the PLL displayed remarkable stability to input power variations that could arise due to temperature dependence of various components, such as lasers, optical modulator, and electrical amplifier, and spurious phenomena that could have taken place due to interference with signals from running experiments in the laboratory. It was also very efficient in acquiring lock once working within specifications. Power budget analysis demonstrated consistent PLL operation for input signal powers as low as -10 dBm, due to individual loop component requirements and potential power leakage in the design. Compact PCB designs are expected to have superior power budget performance.
Once again the displayed eye diagram and BER measurements demonstrated error-free transmission of at 675 Mb/s, at 0 dBm optical power. An extra degradation of approximately 1 dB was incurred by the signal traveling down the optical link, which resulted in a total eye closure of around 2.5 dB. The recovered eye pattern is shown in Fig. 8 .
VI. ENHANCED SYSTEM PERFORMANCE
The optical system for which the MODEM was developed was capable of processing data rates around 6 Gb/s and subcarrier frequencies in the range of 4-6 GHz. Although the setup of Fig. 1 was capable of accommodating RF signals up to 8 GHz, it was restricted to IF rates up to 1 Gb/s, due to limitations in the ECL-level logic components within the S/P and P/S converters. Enhancing the QPSK setup performance required initially omitting the system converters and introducing an equivalent modulation scheme. This was achieved by considering the concept of an I and Q MODEM.
The reconfigured experimental setup employed a 5.1 GHz subcarrier, used to trigger the generation of 2.5 Gb/s data sequences through a divide-by-2 prescaler. The setup exploited the same properties with those described before and the same PLL design. The VCO was the only device replaced with its replacement operating at 5.1 GHz. The enhanced modem demonstrated the transmission of 5.1 Gb/s aggregate data rates over 3 km of standard MMF reels. Somewhat 10 times more data over 10 times the distance of conventional MMF links [11] .
The comprehensive combination of the modem with a highly dense WDM scheme demonstrated a potential throughput of 1.02 Tb/s over 3 km of installed-base MMF, featuring a world record transmission over MMF to date [16] .
VII. CONCLUSION
We described the implementation of a novel SCM MODEM capable of accommodating aggregate data rates up to 1 Gb/s and subcarrier frequencies in the range of DC to 8 GHz. The setup demonstrated the transmission of a 675 Mb/s, PRBS in a QPSK format, where the I and Q symbol streams modulated the phase of the orthogonal components of a subcarrier frequency at 2.7 GHz.
Two distinctive features in the system modulator were the synchronization of the transmitted data sequences to one-quarter of the subcarrier frequency, through a prescaler and the reinjection of the unmodulated subcarrier to the point where the quadrature signals combined. In effect, the received QPSK signal employed a spectral line at 2.7 GHz, requiring just a basic PLL design to track and extract the subcarrier signal and a further divide-by-4 prescaler to provide the time reference for symbol detection.
As a result, the implemented system provided much simpler, and hence, cost-effective CR and STR circuits than conventional designs at high frequencies, with no apparent degradation in the system's performance due to the presence of the pilot tone at the QPSK signal spectrum. The performance evaluation of the experimental setup, demonstrated satisfactory system behavior to data transition and clock jitter, as well as ISI effects. The specific design offered the basis of an enhanced system with even higher data-processing capabilities, used to transmit the highest information rate over MMF to date.
